Earticle

현재 위치 Home

Design Single Chip Micro-Based Controller for First Order Delays System

첫 페이지 보기
  • 발행기관
    보안공학연구지원센터(IJHIT) 바로가기
  • 간행물
    International Journal of Hybrid Information Technology 바로가기
  • 통권
    Vol.9 No.5 (2016.05)바로가기
  • 페이지
    pp.71-98
  • 저자
    Saman Namvarrechi, Samira Soltani, Iman Nazari, Ali Roshanzamir, Arman Jahed
  • 언어
    영어(ENG)
  • URL
    https://www.earticle.net/Article/A275327

※ 원문제공기관과의 협약기간이 종료되어 열람이 제한될 수 있습니다.

원문정보

초록

영어
Design a delay free FPGA-based Proportional-Integral-Derivative (PID) controller to control of first order delay system is the main objective in this research. In order to provide high performance micro-based controller, FPGA-based PID controller based on design Derivative and Integral algorithm is selected. Conventional PID controller is a stable linear type model-free controller that reduces the delay time in first order delay system. This controller has acceptable performance in presence of uncertainty (e.g., overshoot=0%, rise time=0.8 second, steady state error = 1e-9 and RMS error=1.8e-12). In this research, linear controller need real time mobility operation, and one of the most important devices which can be used to solve this challenge is Field Programmable Gate Array (FPGA). FPGA can be used to design a controller in a single chip Integrated Circuit (IC). In HDL based derivative algorithm the minimum input arrival time before clock is 16.466 ns and the maximum frequency is 60.73 MHz, but in the best design action, the maximum frequency to design this single chip algorithm should be 63.629 MHz. In HDL integral algorithm the minimum input arrival time before clock is 15.599 ns and the maximum frequency is 64.1 MHz, but in the best design action, the maximum frequency to design this single chip algorithm should be 178.190 MHz.

목차

Abstract
 1. Introduction and Background
 2. Theory
 3. Methodology
 4. Result and Discussion
 5. Conclusion
 References

키워드

First order delays system HDL derivative algorithm HDL integral algorithm FPGA-based PID algorithm minimum delay time

저자

  • Saman Namvarrechi [ Intelligent Systems and Robotics Lab, Iranian Institute of Advanced Science and Technology (IRAN SSP), Shiraz/Iran ]
  • Samira Soltani [ Intelligent Systems and Robotics Lab, Iranian Institute of Advanced Science and Technology (IRAN SSP), Shiraz/Iran ]
  • Iman Nazari [ Intelligent Systems and Robotics Lab, Iranian Institute of Advanced Science and Technology (IRAN SSP), Shiraz/Iran ]
  • Ali Roshanzamir [ Intelligent Systems and Robotics Lab, Iranian Institute of Advanced Science and Technology (IRAN SSP), Shiraz/Iran ]
  • Arman Jahed [ Intelligent Systems and Robotics Lab, Iranian Institute of Advanced Science and Technology (IRAN SSP), Shiraz/Iran ]

참고문헌

자료제공 : 네이버학술정보

간행물 정보

발행기관

  • 발행기관명
    보안공학연구지원센터(IJHIT) [Science & Engineering Research Support Center, Republic of Korea(IJHIT)]
  • 설립연도
    2006
  • 분야
    공학>컴퓨터학
  • 소개
    1. 보안공학에 대한 각종 조사 및 연구 2. 보안공학에 대한 응용기술 연구 및 발표 3. 보안공학에 관한 각종 학술 발표회 및 전시회 개최 4. 보안공학 기술의 상호 협조 및 정보교환 5. 보안공학에 관한 표준화 사업 및 규격의 제정 6. 보안공학에 관한 산학연 협동의 증진 7. 국제적 학술 교류 및 기술 협력 8. 보안공학에 관한 논문지 발간 9. 기타 본 회 목적 달성에 필요한 사업

간행물

  • 간행물명
    International Journal of Hybrid Information Technology
  • 간기
    격월간
  • pISSN
    1738-9968
  • 수록기간
    2008~2016
  • 십진분류
    KDC 505 DDC 605

이 권호 내 다른 논문 / International Journal of Hybrid Information Technology Vol.9 No.5

    피인용수 : 0(자료제공 : 네이버학술정보)

    함께 이용한 논문 이 논문을 다운로드한 분들이 이용한 다른 논문입니다.

      페이지 저장