This paper describes the sigma-delta ADC/DAC digital block with two channels. The ADC block has comb filter and three half band filters. And the DAC block has 5th Cascaded-of-Integrators Feedback DSM. The ADC and DAC support I2S, RJ, LJ and selectable input data modes of 24bit, 20bit, and 16bit. It is fabricated with 0.35um Hynix standard CMOS cell library. The chip size is 3700*3700um. It has been verified using NC Verilog Simulator and Matlab Tool.
목차
Abstract 1. Introduction 2. Sigma-Delta ADC/DAC 2.1 A. Sigma-Delta ADC Block 2.2 B. Sigma-Delta DAC Block 3. Simulation and Layout Result 4. Conclusion References
키워드
Sigma-DeltaADC (Analog-to-Digital Converter)DAC (Digital-to-Analog Converter)Comb FilterHalf band FilterCascaded-of-Integrators Feedback.
저자
Sang-Bong Park [ Department of Information and Communication,semyung university, Korea ]
Corresponding Author
Young Dae Lee [ Department of Digital Media Engineering, Anyang University, Korea ]
Koki Watanabe [ Department of Information and Communication Engineering, Fukuoka Institute of Technology, Japan ]