Earticle

초록

영어

Network-on-Chip (NoC) is the interconnection platform that answers the requirements of the modern on-Chip design. Small optimizations in NoC router architecture can show a significant improvement in the overall performance of NoC based systems. Power consumption, area overhead and the entire NoC performance is influenced by the router buffers. Resource sharing for on-chip network is critical to reduce the chip area and power consumption.An area efficient implementation of a routing node for a NoC is presented. Of the four components of routing node, the input block (mainly consisting of buffers) and scheduler have been modified to save area requirements. The other two components of the routing node take up negligible area in comparison. The use of custom SRAM in place of synthesizable flip flops in the input block has resulted in a saving of over 26% of the silicon area and power optimization is 65% when operated at 16 ns clock. Clock gating is an important high-level technique for reducing the power consumption of a design. Clock gating reduces the clock network power dissipation, relaxes the datapath timing, and reduces routing congestion by eliminating feedback multiplexer loops. For designs that have large multi-bit registers, clock gating can save power and reduce the number of gates in the design. In our design case, it has been further observed that the power optimization with clock gating techniques at RTL level saves 67.38%, Gate Level 67.29% & Power Driven around 68.79% of power while 30.38 %, 27.85 % &31.21% silicon area respectively have been saved.

목차

Abstract
 1. Introduction
 2. NoC Architecture
 3. Problem Statement
 4. Design and Implementation of Proposed Task
 5. The Proposed Router Architecture
 6. Area of Focus
  6.1 . Proposed Switching Technique
  6.2. Proposed Flow Control Mechanism
  6.3. Proposed Buffer Implementation in the Design of Router
  6.4. Proposed Scheduler in the Design
 7. Introduction to Clock Gating
 8. Experimental Results 1: Physical Implementation
  8.1. 4x4 Routing Nodes D Flip Flop (DFF) _Physical Implementation
  8.2. 4x4 Routing Node (SRAM)_Physical Implementation
 9. Insertion of Clock Gating Techniques
  9.1. Inserting Clock Gates in the RTL Design
  9.2. Inserting Clock Gates in Gate-Level Design
  9.3. Power-Driven Clock Gating
 10. Experimental Results 2: Using Clock Gating Techniques
  10.1. Power Analysis at RTL Level
  10.2. Power Analysis at Gate Level
  10.3. Power Analysis using Power Driven
  10.4. Comparisons Chart Showing Result of Area & Power
 11. Conclusion
 12. Future Scope
 References

키워드

저자

• Sudhir N. Shelke [ Assistant Professor, Department of Electronics & Telecommunication Engineering, J.D. College of Engineering ]
• Pramod B. Patil [ Principal, J.D. College of Engineering ]

참고문헌

발행기관

간행물

표지보기 관심저널 등록

• 간행물명

  International Journal of Hybrid Information Technology

• 간기

  격월간

• pISSN

  1738-9968

• 수록기간

  2008~2016

• 십진분류

  KDC 505 DDC 605